Lane Rate
Aggregate Link
Internal Rate
JESD Tuple
EXPORT CSV ⇩
Link Topology
FPGA CLOCKS
SYSREF OPTIONS
EQUATIONS